

The M³ Hardware/Software Platform

Nils Asmussen

07/02/2024, Huawei Summit 2024

Software complexity

- Current operating systems are huge




- Used on various devices in daily life:



Hardware complexity

- Heterogeneity through specialization



- Untrusted hardware components






- Today's operating systems are huge and monolithic
- Microkernel-based systems as one solution: split OS up into isolated components
- Study: could have reduced severity of 96% of Linux' critical CVEs and eliminated 40% [1]

[1] Simon Biggs, Damon Lee, Gernot Heiser; The Jury Is In: Monolithic OS Design Is Flawed, APSys'18

Hardware Complexity: Heterogeneous Systems




Snapdragon X20 LTE modem	Adreno 630 Visual Processing Subsystem
Wi-Fi	
Hexagon 685 DSP	Qualcomm Spectra 280 ISP
Qualcomm Aqstic Audio	Kryo 385 CPU
System Memory	Qualcomm Mobile Security



- Demanded by performance and energy requirements
- Big challenge for OSes: single shared kernel on all cores does no longer work
- OSes need to be prepared for processing elements with different feature sets


Hardware Complexity: Untrusted Components




- Provided by third-party vendors
- Bug in such a component can compromise whole system (see Broadcom incident)
- Side channels in modern cores allow attackers to leak private data; some bypass all security measures of the core (address spaces, virtualization, ...)
- Have been lurking in CPUs for many years, also due to complexity

Our approach: split hardware and software into
isolated components









Key ideas:

- TCU as new hardware component




Key ideas:

- TCU as new hardware component
- Direct communication between tiles




Key ideas:

- TCU as new hardware component
- Direct communication between tiles
- Kernel on dedicated tile




Reduces complexity:

- Microkernel-based system




Reduces complexity:

- Microkernel-based system
- TCU adds uniform interface




- Microkernel-based system
- TCU adds uniform interface
- TCU adds isolation




TCU provides *endpoints* to:

- Access memory (contiguous range, byte granular)




TCU provides *endpoints* to:

- Access memory (contiguous range, byte granular)
- Receive messages into a receive buffer
- Send messages to a receiving endpoint




TCU provides *endpoints* to:

- Access memory (contiguous range, byte granular)
- Receive messages into a receive buffer
- Send messages to a receiving endpoint
- Replies for RPC




TCU-based isolation:

- Additional protection layer




TCU-based isolation:

- Additional protection layer



TCU-based isolation:


- Additional protection layer
- Only kernel tile can establish communication channels



TCU-based isolation:

- Additional protection layer
- Only kernel tile can establish communication channels
- User tiles can only use established channels

- M³: **M**icrokernel-based system for het. **m**anycores (or L4 \pm 1)
- Implemented from scratch in Rust and C++
- Drivers, filesystems, etc. implemented on user tiles
- Kernel manages permissions, using capabilities
- TCU enforces permissions (communication, memory access)
- Kernel is independent of other tiles



```


C8T03.remote_gdb: Listening for connections on port 7003
C8T04.remote_gdb: Listening for connections on port 7004
src/sim/m3_loader.cc:180: info: Loaded 'run/boot.xml' to 0x800a000000000000 .. 0x800a0000000000b3
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/root' to 0x800a000000000100 .. 0x800a0000000005c150
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/hello' to 0x800a000000000d00 .. 0x800a0000000009a0d68
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/hello' to 0x800a0000000009c000 .. 0x800a000000000da0d68
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/tilemux' to 0x800a000000000b00 .. 0x800a000000000fbc00
src/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
[C8T00:kernel @ 80] Found TCO version 3.0.0
[C8T00:kernel @ 117] Entered raw mode: Quit via Ctrl+J
[C8T00:kernel @ 473] Kernel is ready!
src/sim/power_state.cc:105: warn: PowerState: Already in the requested power state, request ignored
[C8T01:root @ 2926] Boot modules:
[C8T01:root @ 2890] Mod[addr: 0[C8T05+0x0], size: 0xb3, name: boot.xml]
[C8T01:root @ 2965] Mod[addr: 0[C8T05+0x1000], size: 0x5b150, name: root]
[C8T01:root @ 3036] Mod[addr: 0[C8T05+0x5d000], size: 0x3e0a0, name: hello]
[C8T01:root @ 3103] Mod[addr: 0[C8T05+0xc000], size: 0x3e0a0, name: hello]
[C8T01:root @ 3172] Mod[addr: 0[C8T05+0xb000], size: 0x1dc00, name: tilemux]
[C8T01:root @ 3200] Available tiles:
[C8T01:root @ 3275] C8T01: Comp RISCv64 TileAttr(EFFI | IMEM | IEP5) 65536 KiB memory
[C8T01:root @ 3366] C8T02: Comp RISCv64 TileAttr(EFFI | IMEM | IEP5) 65536 KiB memory
[C8T01:root @ 3436] C8T03: Comp RISCv64 TileAttr(EFFI | IMEM | IEP5) 65536 KiB memory
[C8T01:root @ 3489] C8T04: Comp RISCv32 TileAttr(EFFI | IMEM | IEP5 | COREACC) 65536 KiB memory
[C8T01:root @ 3561] C8T06: Comp SerialDev TileAttr(IEPS) 0 KiB memory
[C8T01:root @ 3582] Available memory:
[C8T01:root @ 3649] MemMod[sel: 15, res: true, addr: 0[C8T05+0x0], size: 0 MiB]
[C8T01:root @ 3719] MemMod[sel: 16, res: false, addr: 0[C8T05+0x36700000], size: 959 MiB]
[C8T01:root @ 3746] Parsed Config [
[C8T01:root @ 3777] root [
[C8T01:root @ 3800]   Domain on core with mux=(tilemux, SM, None, None) [
[C8T01:root @ 3867]     hello [
[C8T01:root @ 3899]     ]
[C8T01:root @ 3927]   ]
[C8T01:root @ 3979]   Domain on core with mux=(tilemux, SM, None, None) [
[C8T01:root @ 4016]     hello [
[C8T01:root @ 4048]     ]
[C8T01:root @ 4077]   ]
[C8T01:root @ 4303] ]
[C8T01:root @ 4124] ]
[C8T01:root @ 4145]
[C8T01:root @ 16060] Starting 'hello' on C8T02 with arguments []
Hello World
[C8T01:root @ 17428] Starting 'hello' on C8T03 with arguments []
Hello World
[C8T01:root @ 18901] All childs gone. Exiting.
[C8T00:kernel @ 18953] Shutting down
Exiting @ tick 19537994000 because m5_exit instruction encountered

```

gem5 simulator

```
C8T03.remote_gdb: Listening for connections on port 7003
C8T04.remote_gdb: Listening for connections on port 7004
src/sim/m3_loader.cc:180: info: Loaded 'run/boot.xml' to 0x800a000000000000 .. 0x800a0000000000b3
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/root' to 0x800a000000000100 .. 0x800a0000000005c50
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/hello' to 0x800a000000000d00 .. 0x800a00000000099a0d8
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/hello' to 0x800a0000000009c000 .. 0x800a000000000ad6d8
src/sim/m3_loader.cc:180: info: Loaded 'build/gem5-riscv64-release/bin/striped/tilemux' to 0x800a000000000b00 .. 0x800a000000000fbc00
src/sim/simulate.cc:194: info: Entering event queue @ 0. Starting simulation...
[C8T00:kernel @ 48] Found TCO version 3.0.0
[C8T00:kernel @ 117] Entered raw mode: Quit via Ctrl+J
[C8T00:kernel @ 473] Kernel is ready!
src/sim/power_state.cc:105: warn: PowerState: Already in the requested power state, request ignored
[C8T01:root @ 2026] Boot modules:
[C8T01:root @ 2890] Mod[addr: 0[C8T05+0x0], size: 0xb3, name: boot.xml]
[C8T01:root @ 2965] Mod[addr: 0[C8T05+0x1000], size: 0x5b150, name: root]
[C8T01:root @ 3034] Mod[addr: 0[C8T05+0x5d000], size: 0x3e0a0, name: hello]
[C8T01:root @ 3103] Mod[addr: 0[C8T05+0xc000], size: 0x3e0a0, name: hello]
[C8T01:root @ 3172] Mod[addr: 0[C8T05+0xb000], size: 0x1dc00, name: tilemux]
[C8T01:root @ 3200] Available tiles:
[C8T01:root @ 3275] C8T01: Comp RISCv64 TileAttr(EFFI | IMEM | IEP5) 65536 KiB memory
[C8T01:root @ 3344] C8T02: Comp RISCv64 TileAttr(EFFI | IMEM | IEP5) 65536 KiB memory
[C8T01:root @ 3434] C8T03: Comp RISCv64 TileAttr(EFFI | IMEM | IEP5) 65536 KiB memory
[C8T01:root @ 3489] C8T04: Comp RISCv32 TileAttr(EFFI | IMEM | IEP5 | COREACC) 65536 KiB memory
[C8T01:root @ 3581] C8T06: Comp SerialDev TileAttr(IEPS) 0 KiB memory
[C8T01:root @ 3582] Available memory:
[C8T01:root @ 3649] MemMod[set: 15, res: true, addr: 0[C8T05+0x0], size: 0 MiB]
[C8T01:root @ 3719] MemMod[set: 16, res: false, addr: 0[C8T05+0x36700000], size: 959 MiB]
[C8T01:root @ 3746] Parsed Config [
[C8T01:root @ 3777] root [
[C8T01:root @ 3800]   Domain on core with mux=(tilemux, SM, None, None) [
[C8T01:root @ 3847]     hello [
[C8T01:root @ 3899]     ]
[C8T01:root @ 3927]   ]
[C8T01:root @ 3979]   Domain on core with mux=(tilemux, SM, None, None) [
[C8T01:root @ 4016]     hello [
[C8T01:root @ 4048]     ]
[C8T01:root @ 4077]   ]
[C8T01:root @ 4103] ]
[C8T01:root @ 4124] ]
[C8T01:root @ 4145]
[C8T01:root @ 16040] Starting 'hello' on C8T02 with arguments []
Hello World
[C8T01:root @ 17428] Starting 'hello' on C8T03 with arguments []
Hello World
[C8T01:root @ 18901] All childs gone. Exiting.
[C8T00:kernel @ 49510] Shutting down
Exiting @ tick 19537994000 because m5_exit instruction encountered
```

gem5 simulator



FPGA



- **M³: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores**
Nils Asmussen, Marcus Völz, Benedikt Nöthen, Hermann Härtig, Gerhard Fettweis, **ASPLOS'16**
- **M³x: Autonomous Accelerators via Context-Enabled Fast-Path Communication**
Nils Asmussen, Michael Roitzsch, Hermann Härtig, **UATC'19**
- **SemperOS: A Distributed Capability System**
Matthias Hille, Nils Asmussen, Pramod Bhatotia, Hermann Härtig, **UATC'19**
- **Efficient and Scalable Core Multiplexing with M³v**
Nils Asmussen, Sebastian Haas, Carsten Weinhold, Till Miemietz, Michael Roitzsch, **ASPLOS'22**
- **Towards Disaggregation-Native Data Streaming between Devices**
Nils Asmussen, Michael Roitzsch, **HCDS'24**
- **Core-Local Reasoning and Predictable Cross-Core Communication with M³**
Nils Asmussen, Sebastian Haas, Adam Lackorzyński, Michael Roitzsch, **RTAS'24**

- **M³: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores**
Nils Asmussen, Marcus Völz, Benedikt Nöthen, Hermann Härtig, Gerhard Fettweis, **ASPLOS'16**
- **M³x: Autonomous Accelerators via Context-Enabled Fast-Path Communication**
Nils Asmussen, Michael Roitzsch, Hermann Härtig, **UATC'19**
- **SemperOS: A Distributed Capability System**
Matthias Hille, Nils Asmussen, Pramod Bhatotia, Hermann Härtig, **UATC'19**
- **Efficient and Scalable Core Multiplexing with M³v**
Nils Asmussen, Sebastian Haas, Carsten Weinhold, Till Miemietz, Michael Roitzsch, **ASPLOS'22**
- **Towards Disaggregation-Native Data Streaming between Devices**
Nils Asmussen, Michael Roitzsch, **HCDS'24**
- **Core-Local Reasoning and Predictable Cross-Core Communication with M³**
Nils Asmussen, Sebastian Haas, Adam Lackorzyński, Michael Roitzsch, **RTAS'24**


Towards Disaggregation-Native Data Streaming between Devices

Nils Asmussen, Michael Roitzsch


HCDS'24 – April 28, 2024

- Disaggregated data centers increase resource utilization and ease maintenance
- Challenge: increased communication latencies
- Optimizing for minimal data movement becomes critical
- Particularly important for workloads that span multiple (accelerator) devices

Example Workload on Future CXL-based Systems




Example Workload on Future CXL-based Systems




- CXL allows device-device interaction

Example Workload on Future CXL-based Systems




- CXL allows device-device interaction
- Driver for each device on each device infeasible

Example Workload on Future CXL-based Systems




- CXL allows device-device interaction
- Driver for each device on each device infeasible
- Open questions: Protocol design and **placement**




- No common protocol required
- Extra (cross-machine) communication hops

Protocol Placement: Central Resource-Side



- No common protocol
- Extra communication hops



- Accelerators or co-processors execute common protocol
- No extra communication hops



Requirements:

- **Direct communication:** avoid CPUs as intermediaries



Requirements:

- **Direct communication:** avoid CPUs as intermediaries
- **Access restrictions:** enforce application-specific permissions at accelerators



Requirements:


- **Direct communication:** avoid CPUs as intermediaries
- **Access restrictions:** enforce application-specific permissions at accelerators
- **Common protocol:** device-specific protocols replaced by common protocol




Requirements:

- **Direct communication:** avoid CPUs as intermediaries
- **Access restrictions:** enforce application-specific permissions at accelerators
- **Common protocol:** device-specific protocols replaced by common protocol
- **Protocol deployment:** implemented on accelerator or co-processor

M³ as Foundation for Disaggregation-Native Devices




M³ as Foundation for Disaggregation-Native Devices




- Supports heterogeneous devices by design

M³ as Foundation for Disaggregation-Native Devices




- Supports heterogeneous devices by design
- Direct communication between devices

M³ as Foundation for Disaggregation-Native Devices




- Supports heterogeneous devices by design
- Direct communication between devices
- Access restrictions via DTU

Potential of Disaggregation-Native Devices




- M³ on gem5 simulator

Potential of Disaggregation-Native Devices





- M³ on gem5 simulator
- Conservative settings:
 - 1 μ s inter machine latency
 - 0.5 μ s intra machine latency
 - 4 GHz CPUs, 1 GHz Co-Proc.

Potential of Disaggregation-Native Devices



- M³ on gem5 simulator
- Conservative settings:
 - 1 μ s inter machine latency
 - 0.5 μ s intra machine latency
 - 4 GHz CPUs, 1 GHz Co-Proc.
- No compute, only protocol execution on CPUs/Co-Proc.

Potential of Disaggregation-Native Devices



- M^3 on gem5 simulator
- Conservative settings:
 - $1\mu\text{s}$ inter machine latency
 - $0.5\mu\text{s}$ intra machine latency
 - 4 GHz CPUs, 1 GHz Co-Proc.
- No compute, only protocol execution on CPUs/Co-Proc.



- M^3 is currently designed for SoCs
- External management of CPU-less servers with M^3 kernel?
- How to design the protocol to be simple, efficient, and flexible?
- How do the DTU primitives map to CXL fabrics?

- Disaggregation-native: direct communication between devices
- Offers latency benefits even with conservative measurements
- Common data-streaming protocol could also ease programming
- We believe M^3 provides a nice foundation


Core-Local Reasoning and Predictable Cross-Core Communication with M^3

Nils Asmussen¹, Sebastian Haas¹, Adam Lackorzyński², Michael Roitzsch¹

¹Barkhausen Institut, ²TU Dresden

RTAS'24, May 15th 2024


1 Strong security guarantees




Requirements for Cyber-Physical Systems



1 Strong security guarantees




2 Hardware-level heterogeneity




Requirements for Cyber-Physical Systems



1 Strong security guarantees



2 Hardware-level heterogeneity




3 Real-time guarantees




M³: Hardware/Operating System Co-Design



M³: Hardware/Operating System Co-Design




M³: Hardware/Operating System Co-Design



Key ideas:

- DTU as new hardware component


M³: Hardware/Operating System Co-Design



Key ideas:

- DTU as new hardware component
- Direct communication between tiles


M³: Hardware/Operating System Co-Design



Key ideas:

- DTU as new hardware component
- Direct communication between tiles
- Kernel on dedicated tile


M³: Advantages for Security [1]



Allows integration of untrusted cores/accelerators:

- OS kernel needs to configure *endpoint* first

M³: Advantages for Security [1]




Allows integration of untrusted cores/accelerators:

- OS kernel needs to configure *endpoint* first
- Send/receive endpoint for message passing

[1] Asmussen et al.; M³: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores, ASPLOS 2016

M³: Advantages for Security [1]




Allows integration of untrusted cores/accelerators:

- OS kernel needs to configure *endpoint* first
- Send/receive endpoint for message passing
- Memory endpoint to access tile-external memory

[1] Asmussen et al.; M³: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores, ASPLOS 2016


M³: Advantages for Heterogeneity [2]



DTU provides uniform interface:

- Simplifies platform management for OS

M³: Advantages for Heterogeneity [2]



DTU provides uniform interface:


- Simplifies platform management for OS
- Simplifies collaboration of different tiles

Why is M^3 Interesting for Real-Time?

- 1 Tile specialization and local reasoning
- 2 Low-latency and low-jitter cross-tile communication
- 3 Avoids issues with client priorities




Shared Linux






Shared Linux






Shared Linux




Real-Time with M³: Tile Specialization and Local Reasoning



Shared Linux




RTOS+Linux




Real-Time with M³: Tile Specialization and Local Reasoning




Shared Linux



RTOS+Linux




M³







Shared Linux



RTOS+Linux



M³



M³ enables *local reasoning* without losing the shared-system experience




Interference from low-prio to high-prio clients [3]:

- Sorted IPC queue
- Scheduling budgets

Interference from low-prio to high-prio clients [3]:

- Sorted IPC queue
- Scheduling budgets

M^3 side steps these problems:




[3] Mergendahl et al.: The thundering herd: Amplifying kernel interference to attack response times, RTAS 2022

Interference from low-prio to high-prio clients [3]:

- Sorted IPC queue
- Scheduling budgets

M^3 side steps these problems:




[3] Mergendahl et al.: The thundering herd: Amplifying kernel interference to attack response times, RTAS 2022

Interference from low-prio to high-prio clients [3]:

- Sorted IPC queue
- Scheduling budgets

M^3 side steps these problems:



[3] Mergendahl et al.: The thundering herd: Amplifying kernel interference to attack response times, RTAS 2022

Enhancements to M^3 's Real-Time Guarantees

- 1 NoC-traffic regulation
- 2 End-to-end enforcement of resource limits
- 3 Fast and energy-efficient communication



- Cross-tile interference study
- Single foreground workload disturbed max. possible background workloads
- Run on gem5-based simulation platform (FPGA measurements in paper)




- Cross-tile interference study
- Single foreground workload disturbed max. possible background workloads
- Run on gem5-based simulation platform (FPGA measurements in paper)


Workloads

- **Transfers:** DMA requests to memory
- **Memory:** memory accesses beyond cache capacity
- **Msgs:** message passing with max. message size
- **Compute:** number crunching without cache misses


Local Reasoning?




- Added multiple *token-bucket* registers to DTU




- Added multiple *token-bucket* registers to DTU



- Added multiple *token-bucket* registers to DTU



- Added multiple *token-bucket registers* to DTU
- Register contains:
 - amount: available bytes
 - limit: max. bytes
 - rate: bytes added per time





- M^3 is a microkernel-based OS
- Uses capabilities, similar to Composite [4]
- However: original M^3 did not enforce limits and had no policy



1 Policy: distribution of resources

```
<app args="example" time="10ms" noc-bw="1GB/s"/>
```




1 Policy: distribution of resources

```
<app args="example" time="10ms" noc-bw="1GB/s"/>
```

2 Capabilities: fine-grained division/exchange of resources

- *Resource manager* turns XML properties into capabilities
- Starting application on tile requires a *tile capability*
- Tile capability has quotas attached (CPU time, NoC bandwidth, ...)
- *Derive* creates new capability with subset of quota



1 Policy: distribution of resources

```
<app args="example" time="10ms" noc-bw="1GB/s"/>
```

2 Capabilities: fine-grained division/exchange of resources

- *Resource manager* turns XML properties into capabilities
- Starting application on tile requires a *tile capability*
- Tile capability has quotas attached (CPU time, NoC bandwidth, ...)
- *Derive* creates new capability with subset of quota

3 Enforcement

- Multiplexer enforces CPU time (with timer)
- DTU enforces NoC bandwidth (with token-bucket register)

Evaluation

- ① Cross-tile communication latency and jitter
- ② Communication latency with per-priority endpoints
- ③ Local reasoning with NoC regulation
- ④ Fast and energy-efficient communication

Communication Latency with Per-Priority Endpoints




- Service on dedicated tile, 1-6 clients on other tiles
- Two receive endpoints: high (1 client) and low priority (rest of clients)
- Each request takes fixed amount of time: 1ms

Communication Latency with Per-Priority Endpoints




- Service on dedicated tile, 1-6 clients on other tiles
- Two receive endpoints: high (1 client) and low priority (rest of clients)
- Each request takes fixed amount of time: 1ms




Communication Latency with Per-Priority Endpoints



- Service on dedicated tile, 1-6 clients on other tiles
- Two receive endpoints: high (1 client) and low priority (rest of clients)
- Each request takes fixed amount of time: 1ms




Local Reasoning without/with NoC Regulation



Without NoC regulation

Local Reasoning without/with NoC Regulation



With NoC regulation (rate = 8 MiB/s)



- Real-time version of multiplexer with real-time scheduler
- Bounded request-handling times in kernel and services
- Hardware implementation of NoC regulation

- M^3 is a promising platform for cyber-physical systems
 - Designed for heterogeneous systems
 - Strong isolation between tiles
- This work demonstrates local reasoning as another benefit:
 - No shared hardware resources between tiles
 - Tiles can be specialized for real-time / best-effort without losing shared-system experience
 - NoC regulation to limit interference
- Source code of hardware and software is available:
<https://github.com/Barkhausen-Institut/M3>




Backup Slides


OS	Platform	avg	P99	min	max	σ
M³	FPGA	537	675	484	3571	107
M³	S-RISCV	319	316	316	3460	99
Linux	S-RISCV	16234	24824	11152	36578	3042
Linux	S-x86	15317	22773	10529	35112	1335
NOVA	S-x86	7058	7017	6919	130181	3899
M³	S-x86	405	416	377	3347	93
L4Re	H-Arm	2605	2639	1622	22739	644
NOVA	H-x86	10261	10442	9958	55724	1408

Table: Round-trip latency for cross-core messaging on different hardware platforms and OSes (including outliers).


Application-Controlled Core Sleep



Tile-Interference on FPGA platform



Tile-Interference on gem5 platform



Tile-Interference for Memory Accesses

