



# Enabling Performance on Modern Hardware with Practical Verification

Diogo Behrens



- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook



# Agenda

- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook

## Concurrency is everywhere

Operating systems, databases and server applications resort to **multicore concurrency** to achieve high performance.



## Concurrency is everywhere

Operating systems, databases and server applications resort to **multicore concurrency** to achieve high performance.

... but brings challenges!

- ▶ **Notoriously hard to get right**
  - ▶ Non-deterministic thread interleaving



## Concurrency is everywhere

Operating systems, databases and server applications resort to **multicore concurrency** to achieve high performance.



MariaDB



... but brings challenges!

- ▶ **Notoriously hard to get right**
  - ▶ Non-deterministic thread interleaving
- ▶ **Traditional testing isn't sufficient**
  - ▶ Testing is **unlikely** to trigger subtle concurrency bugs
  - ▶ Production is **likely** to trigger them,  
→ many instances and long executions
- ▶ **Reproducing concurrency bugs is hard**

## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V


## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V



## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V



The image shows a composite of two screenshots. The top screenshot is a news article titled "Huawei Unveils Industry's Highest-Performance ARM-based CPU". The bottom screenshot is an advertisement for the "AWS Graviton Processor".

### Huawei Unveils Industry's Highest-Performance ARM-based CPU

Bringing

[Shenzhen, China, January 7, 2019] Today, Huawei unveiled its new ARM-based CPU, called Huawei Kirin920, the new storage, and ARM-native application scenarios, open, collaborative, and win-win ecosystem, in



### AWS Graviton Processor

Enabling the best price performance in Amazon EC2

[Get Started with AWS Graviton-based EC2 Instances](#)

AWS Graviton processors are custom built by Amazon Web Services using 64-bit Arm Neoverse cores to deliver the best price performance for your cloud workloads running in Amazon EC2. Amazon EC2 provides the broadest and deepest portfolio of compute instances, including many that are powered by latest-generation Intel and AMD processors. AWS Graviton processors add even more choice to help customers optimize performance and cost for their workloads.

The first-generation AWS Graviton processors power Amazon EC2 A1 instances, the first ever Arm-based instances on AWS. These instances deliver significant cost savings over other general-purpose instances for scale-out applications such as web servers, containerized microservices, data/log processing, and other workloads that can run on smaller cores and fit within the available memory footprint.

## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V

### Huawei Unveils Industry's Highest-Performance ARM-based CPU

Bringing  
[Shenzhen, China, January 7, 2019] Today, Huawei unveiled its highest-performance ARM-based CPU. Called Huawei Kirin920, the new

### AWS Graviton Processor

Enabling the best price performance in Amazon EC2

[Get Started with AWS Graviton-based EC2 Instances](#)

techcrunch.com

### Microsoft launches the ARM-based Surface Pro X – TechCrunch

Zack Whittaker  
3-3 minutes

At its annual Surface hardware event, [Microsoft](#) today announced the long-rumored ARM-based Surface, the first time Microsoft itself has launched a device with an ARM-based processor inside. The 13-inch device will use Microsoft's own custom SQ1 chip, based on [Qualcomm's](#) Snapdragon and an AI accelerator, making it the first Surface with an integrated AI engine. Microsoft and Qualcomm also worked on building custom-designed GPU cores for the Pro X, which will run Microsoft's version of Windows 10 for ARM.


The Pro X will be available on November 5, starting at \$999, and is now available for pre-order.

Web Services using 64-bit Arm Neoverse cores to speed up machine learning workloads running in Amazon EC2. Amazon EC2 provides a range of instance types, including many that are powered by latest-generation processors that add even more choice to help customers

Amazon EC2 A1 instances, the first ever Arm-based EC2 instances, offer significant cost savings over other general-purpose instances for applications that require high memory and I/O for microservices, data/log processing, and other workloads with a large available memory footprint.


## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V




## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V



## Relaxed memory models (RMMs)

- ▶ Modern architectures becoming popular  
eg, Arm, RISC-V
- ▶ **Aggressive reorderings** to improve performance
- ▶ **Much higher non-determinism**
- ▶ Careful use of **memory barriers**  
(neither too many, nor too few)



**Huawei Unveils Industry's Highest-Performance ARM-based CPU**  
[Shenzhen, China, January 7, 2019] Today, Huawei unveiled its latest ARM-based CPU. Called Huawei Kirin920, the new chip is designed for high performance and low power consumption.

**AWS Graviton Processor**  
Enabling the best price performance in Amazon EC2  
Get Started with AWS Graviton-based EC2 Instances

**Microsoft launches the ARM-based Server**  
Zack Whitaker  
3-3 minutes

**Apple Silicon: M1 MacBook Pro, MacBook Air and Mac mini Now Available**  
Monday November 30, 2020 4:55 PM PST by Juli Clover  
Apple at WWDC 2020 announced plans to transition away from Intel chips to Macs built with its own Apple Silicon chips starting in late 2020. Apple's custom chips are Arm-based and are similar to the ones used in iPhones and iPads, and Apple unveiled the first Apple Silicon Mac.

**Alibaba Open Source XuanTie RISC-V Cores, Introduces In-House Armv9 Server Chip**  
October 20, 2021 | David Schor | 5 min, Alibaba, Apsara Conference 2021, ARM, ARMv9, Pangji, RISC-V, T-Head, TSMC, XuanTie, Yitian 710

**一云多芯**  
One Cloud with Multiple Kernels  
飞天云操作系统支持多种芯片架构  
满足客户多样性的计算需求

# Do RMM bugs really happen?

Bugs found with our tools



## Potential hang: DPDK MCS lock

The lock had one missing release barrier. An Arm engineer replied to our patch: “Unfortunately, memory ordering questions are hard topics. I have been discussing this internally [ . . . ], hope to conclude soon.” More than 3 months to accept the 1-line patch.

## Mutual exclusion bug: seL4 CLH lock

The seL4 microkernel is a flagship of formal verification. The big kernel lock implementation, however, was not verified and missed one acquire-release barrier.



## Crash: MariaDB lockfree hashtable


Due to missing barriers for Arm, data of a node can be accessed after the node has been deleted. That causes SEGFault crashes on high load workloads.



# Modern hardware makes matters worse


---

# Modern hardware makes matters worse




## Deep NUMA hierarchies

- ▶ Core **distance affects** shared-memory communication **performance**



## Deep NUMA hierarchies

- ▶ Core **distance** affects shared-memory communication **performance**
- ▶ Concurrent algorithms must exploit that!




## Deep NUMA hierarchies

- ▶ Core **distance affects** shared-memory communication **performance**
- ▶ Concurrent algorithms must exploit that!
- ▶ **Makes code even more complex**

# As the hardware evolves, so does the concurrency control


## Example of Linux spinlock over the years



"atomics" refers to racy accesses, ie, variables concurrently accessed by multiple cores

# As the hardware evolves, so does the concurrency control


## Example of Linux spinlock over the years



"atomics" refers to racy accesses, ie, variables concurrently accessed by multiple cores

# As the hardware evolves, so does the concurrency control


## Example of Linux spinlock over the years



"atomics" refers to racy accesses, ie, variables concurrently accessed by multiple cores

# As the hardware evolves, so does the concurrency control

## Example of Linux spinlock over the years



"atomics" refers to racy accesses, ie, variables concurrently accessed by multiple cores



## Solution 1: overprotection

- ▶ Spray the code with memory barriers
- ▶ Simplify design as much as possible
- ▶ Cost: **performance impact**




## Solution 2: expert design

- ▶ Hire highly-skilled engineers
- ▶ Carefully design and implement
- ▶ Cost: **error-prone, low maintainability**

Solution 3:  
Enabling Performance with **Practical** Verification

# What is **Practical** Verification?



In short: we don't know!

## We know what formal verification is!

- ▶ Goal: **show correctness**
- ▶ Examples:
  - ▶ interactive theorem proving
  - ▶ model checking

## We know what formal verification is!

- ▶ Goal: **show correctness**
- ▶ Examples:
  - ▶ interactive theorem proving
  - ▶ model checking
- ▶ In contrast to testing, **exhaustive:**
  - ▶ All possible interleavings
  - ▶ All possible reorderings
  - ▶ All possible contexts, . . .

## We know what formal verification is!

- ▶ Goal: **show correctness**
- ▶ Examples:
  - ▶ interactive theorem proving
  - ▶ model checking
- ▶ In contrast to testing, **exhaustive**:
  - ▶ All possible interleavings
  - ▶ All possible reorderings
  - ▶ All possible contexts, . . .
- ▶ Problems:
  - ▶ **High level of expertise** required
  - ▶ Often **unrealistic assumptions** (eg, hardware simplifications)

# What is Practical Verification?

## We know what formal verification is!

- ▶ Goal: **show correctness**
- ▶ Examples:
  - ▶ interactive theorem proving
  - ▶ model checking
- ▶ In contrast to testing, **exhaustive**:
  - ▶ All possible interleavings
  - ▶ All possible reorderings
  - ▶ All possible contexts, . . .
- ▶ Problems:
  - ▶ **High level of expertise** required
  - ▶ Often **unrealistic assumptions** (eg, hardware simplifications)

## And practical verification?

- ▶ Goal: **increase confidence**
- ▶ Exhaustive as long as **it pays off**
- ▶ A concurrency counterpart of testing
- ▶ **Ideally any developer** can use it:
  - ▶ Push-button, fully-automated
  - ▶ No expertise required

## We know what formal verification is!


- ▶ Goal: **show correctness**
- ▶ Examples:
  - ▶ interactive theorem proving
  - ▶ model checking
- ▶ In contrast to testing, **exhaustive**:
  - ▶ All possible interleavings
  - ▶ All possible reorderings
  - ▶ All possible contexts, ...
- ▶ Problems:
  - ▶ **High level of expertise** required
  - ▶ Often **unrealistic assumptions** (eg, hardware simplifications)

## And practical verification?


- ▶ Goal: **increase confidence**
- ▶ Exhaustive as long as **it pays off**
- ▶ A concurrency counterpart of testing
- ▶ **Ideally any developer** can use it:
  - ▶ Push-button, fully-automated
  - ▶ No expertise required
- ▶ **In practice, a few experts** must help
  - ▶ Defining what to check (properties)
  - ▶ Improving tool **scalability**
  - ▶ Making methods **more realistic**

Where do we apply practical verification?

# Practical Verification Scope in Huawei



# Practical Verification Scope in Huawei



**Application**

**Database**

eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization  
Primitives**

eg, spinlock,  
mutex, RCU

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}

----- hardware memory model -----

**Multicore CPU**

eg, ARMv8, RISC-V

**Synchronous with locks**

```
run_thread() {  
    // some parallel work  
    initialize_data();  
    do_something_locally();  
  
    // critical section  
    lock_acquire(&lock);  
    sequential_code();  
    lock_release(&lock);  
  
    // some more parallel work  
    do_something_locally();  
}
```

**Application**

**Database**

eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization  
Primitives**

eg, spinlock,  
mutex, RCU

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}

----- hardware memory model -----

**Multicore CPU**

eg, ARMv8, RISC-V

**Synchronous with locks**

```
run_thread() {  
    // some parallel work  
    initialize_data();  
    do_something_locally();  
  
    // critical section  
    lock_acquire(&lock);  
    sequential_code();  
    lock_release(&lock);  
  
    // some more parallel work  
    do_something_locally();  
}
```



**Application**

**Database**

eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization Primitives**

eg, spinlock, mutex, RCU

**Lockless Data Structures**

eg, list, queue, hashtable, etc

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}

----- hardware memory model -----

**Multicore CPU**

eg, ARMv8, RISC-V

**Synchronous with locks**

```
run_thread() {  
    // some parallel work  
    initialize_data();  
    do_something_locally();  
  
    // critical section  
    lock_acquire(&lock);  
    sequential_code();  
    lock_release(&lock);  
  
    // some more parallel work  
    do_something_locally();  
}
```

**Asynchronous with data structures**

```
thread1() {  
    do_something_locally();  
    queue_enq(q, data);  
    do_something_else_locally();  
}  
thread2() {  
    data_t *data;  
    data = queue_deq(q);  
    if (data != NULL)  
        do_something_locally(data);  
}
```



**Application**

**Database**

eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization Primitives**

eg, spinlock, mutex, RCU

**Lockless Data Structures**

eg, list, queue, hashtable, etc

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}

----- hardware memory model -----

**Multicore CPU**

eg, ARMv8, RISC-V

**Synchronous with locks**

```
run_thread() {
    // some parallel work
    initialize_data();
    do_something_locally();

    // critical section
    lock_acquire(&lock);
    sequential_code();
    lock_release(&lock);

    // some more parallel work
    do_something_locally();
}
```

**Asynchronous with data structures**

```
thread1() {
    do_something_locally();
    queue_enq(q, data);
    do_something_else_locally();
}
thread2() {
    data_t *data;
    data = queue_deq(q);
    if (data != NULL)
        do_something_locally(data);
}
```



MariaDB



## Operating System

eg, OpenHarmony, OpenEuler

## Synchronization Primitives

eg, spinlock, mutex, RCU

## Lockless Data Structures

eg, list, queue, hashtable, etc

----- software memory model -----

## Atomic Interface

eg, atomic\_{xchg, get\_add}

----- hardware memory model -----

## Multicore CPU

eg, ARMv8, RISC-V

### Synchronous with locks

```
run_thread() {  
    // some parallel work  
    initialize_data();  
    do_something_locally();  
  
    // critical section  
    lock_acquire(&lock);  
    sequential_code();  
    lock_release(&lock);  
  
    // some more parallel work  
    do_something_locally();  
}
```

### Asynchronous with data structures

```
thread1() {  
    do_something_locally();  
    queue_enqueue(q, data);  
    do_something_else_locally();  
}  
thread2() {  
    data_t *data;  
    data = queue_deq(q);  
    if (data != NULL)  
        do_something_locally(data);  
}
```

### Adhoc synchronization

```
if (atomic_add(counter) > MAX)  
    do_something(data);
```

## Operating System

eg, OpenHarmony, OpenEuler

## Synchronization Primitives

eg, spinlock, mutex, RCU

## Lockless Data Structures

eg, list, queue, hashtable, etc

----- software memory model -----

## Atomic Interface

eg, atomic\_{xchg, get\_add}

----- hardware memory model -----

## Multicore CPU

eg, ARMv8, RISC-V

### Synchronous with locks

```
run_thread() {
    // some parallel work
    initialize_data();
    do_something_locally();

    // critical section
    lock_acquire(&lock);
    sequential_code();
    lock_release(&lock);

    // some more parallel work
    do_something_locally();
}
```

### Asynchronous with data structures

```
thread1() {
    do_something_locally();
    queue_enq(q, data);
    do_something_else_locally();
}
thread2() {
    data_t *data;
    data = queue_deq(q);
    if (data != NULL)
        do_something_locally(data);
}
```

Adhoc synchronization

```
if (atomic_add(counter) > MAX)
    do_something(data);
```

## ▶ Sequential code

- ▶ It can be tested! Good news!
- ▶ Even the critical section code

## ▶ Concurrent code

- ▶ Cannot be easily tested
- ▶ Barrier placement is hard
- ▶ Hardware-awareness is hard
- ▶ Scope of practical verification!

### Synchronous with locks

```
run_thread() {  
    // some parallel work  
    initialize_data();  
    do_something_locally();  
  
    // critical section  
    lock_acquire(&lock);  
    sequential_code();  
    lock_release(&lock);  
  
    // some more parallel work  
    do_something_locally();  
}
```

### Asynchronous with data structures

```
thread1() {  
    do_something_locally();  
    queue_enq(q, data);  
    do_something_else_locally();  
}  
thread2() {  
    data_t *data;  
    data = queue_deq(q);  
    if (data != NULL)  
        do_something_locally(data);  
}
```

#### Adhoc synchronization

```
if (atomic_add(counter) > MAX)  
    do_something(data);
```

- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook

- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook

**Application**

**Database**

eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization Primitives**

eg, spinlock, mutex, RCU

**Lockless Data Structures**

eg, list, queue, hashtable, etc

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}


----- hardware memory model -----

**Multicore CPU**


eg, ARMv8, RISC-V

# VSync: Push-button Verification/Optimization on RMMs

- VSync: <https://dl.acm.org/doi/abs/10.1145/3445814.3446748> — **Best paper** @ ASPLOS'21 by Oberhauser, Chehab, Behrens, Fu, Paolillo, Oberhauser, Bhat, Wen, Chen, Kim, Vafeiadis
- Making relaxed memory models fair: <https://dl.acm.org/doi/abs/10.1145/3485475> — **Best paper** @ OOPSLA'21 by Lahav, Namakonov, Oberhauser, Podkopaev, Vafeiadis



# VSync: Push-button Verification/Optimization on RMMs




# VSync: Push-button Verification/Optimization on RMMs

```

// TTAS lock implementation
// using VSync-atomics (SC)

typedef atomic_t lock_t;
void lock_acquire(lock_t *lock) {
    do {
        while(atomic_read(lock));
    } while(atomic_xchg(lock, 1));
}
void lock_release(lock_t *lock) {
    atomic_write(lock, 0);
}
    
```



# VSync: Push-button Verification/Optimization on RMMs

```
// TTAS lock implementation
// using VSync-atomics (SC)

typedef atomic_t lock_t;
void lock_acquire(lock_t *lock) {
    do {
        while(atomic_read(lock));
    } while(atomic_xchg(lock, 1));
}
void lock_release(lock_t *lock) {
    atomic_write(lock, 0);
}
```

primitive.c

imports

VSync  
atomics

lock  
client code

barrier  
analyzer

#barriers

barrier  
optimizer

optimization  
report

VSYNC-atomics	RISC-V	ARMv8	x86
atomic_xchg	amoswap.w.aq.rl.sc	LDAXR;STLXR	XCHG
atomic_xchg_rel	amoswap.w.rl	LDXR;STLXR	XCHG
atomic_xchg_acq	amoswap.w.aq	LDAXR;STXR	XCHG
atomic_xchg_rlx	amoswap.w	LDXR;STXR	XCHG
atomic_read	fence [rw,rw]; lw; fence [r,rw]	LDAR	MOV
atomic_read_acq	lw; fence [r,rw]	LDAR	MOV
atomic_read_rlx	lw	LDR	MOV
atomic_write	fence [rw,w]; sw; fence [rw,rw]	STLR	MOV;MFENCE
atomic_write_rel	fence [rw,w]; sw	STLR	MOV
atomic_write_rlx	sw	STR	MOV
atomic_fence	fence [rw,rw]	DMB ISH	MFENCE
atomic_fence_acq	fence [r,rw]	DMB ISHLD	NOP
atomic_fence_rel	fence [rw,w]	DMB ISH	NOP
atomic_fence_rlx	nop	NOP	NOP




# VSync: Push-button Verification/Optimization on RMMs

```
// TTAS lock implementation
// using VSync-atomics (SC)

typedef atomic_t lock_t;
void lock_acquire(lock_t *lock) {
    do {
        while(atomic_read(lock));
    } while(atomic_xchg(lock, 1));
}
void lock_release(lock_t *lock) {
    atomic_write(lock, 0);
}
```

```
lock_t lock;
int v = 0; // shared state
void run(int id) {
    lock_acquire(&lock);
    v++; // critical sec.
    lock_release(&lock);
}

void main() {
    pthread_t t[N]; // N == 3
    for (int i=0; i < N; i++)
        pthread_create(&t[i], 0, run, i);
    for (int i=0; i < N; i++)
        pthread_join(t[i], 0);
    assert (v == N); // check of ME
}
```




VSync atomics	IR	IR	IR
atomic_t lock;	atomic_t lock;	atomic_t lock;	atomic_t lock;
void lock_acquire(lock_t *lock) {			
do {	do {	do {	do {
while(atomic_read(lock));	while(atomic_read(lock));	while(atomic_read(lock));	while(atomic_read(lock));
} while(atomic_xchg(lock, 1));	} while(atomic_xchg(lock, 1));	} while(atomic_xchg(lock, 1));	} while(atomic_xchg(lock, 1));
}	}	}	}
void lock_release(lock_t *lock) {			
atomic_write(lock, 0);	atomic_write(lock, 0);	atomic_write(lock, 0);	atomic_write(lock, 0);
}	}	}	}


# VSync: Push-button Verification/Optimization on RMMs

```
// TTAS lock implementation
// using VSync-atomics (SC)

typedef atomic_t lock_t;
void lock_acquire(lock_t *lock) {
    do {
        while(atomic_read(lock));
    } while(atomic_xchg(lock, 1));
}
void lock_release(lock_t *lock) {
    atomic_write(lock, 0);
}
```



# VSync: Push-button Verification/Optimization on RMMs




# VSync: Push-button Verification/Optimization on RMMs

**Problem:** Some optimizations cause hangs on Arm CPUs! Why?


```
// TTAS lock implementation
// using VSync-atomics (SC)

typedef atomic_t lock_t;
void lock_acquire(lock_t *lock) {
    do {
        while(atomic_read(lock));
    } while(atomic_xchg(lock, 1));
}
void lock_release(lock_t *lock) {
    atomic_write(lock, 0);
}
```




# VSync: Push-button Verification/Optimization on RMMs

- VSync: <https://dl.acm.org/doi/abs/10.1145/3445814.3446748> — **Best paper @ ASPLOS'21**  
by Oberhauser, Chehab, Behrens, Fu, Paolillo, Oberhauser, Bhat, Wen, Chen, Kim, Vafeiadis
- Making relaxed memory models fair: <https://dl.acm.org/doi/abs/10.1145/3485475> — **Best paper @ OOPSLA'21**  
by Lahav, Namakonov, Oberhauser, Podkopaev, Vafeiadis



No scalable model checker for RMM was capable of checking termination of spinloops!

**Current work:** extend VSync to data structures  
eg, queues, lists, stacks



- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook

**Application****Database**

eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization  
Primitives**eg, spinlock,  
mutex, RCU**Lockless Data  
Structures**eg, list, queue,  
hashtable, etc

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}


----- hardware memory model -----

**Multicore CPU**

eg, ARMv8, RISC-V

# Verifying CNA-based Linux qspinlock on LKMM

LKMM = Linux Kernel Memory Model



"atomics" refers to racy accesses, ie, variables concurrently accessed by multiple cores

# Verifying CNA-based Linux qspinlock on LKMM

Technical report @ arXiv Jul'22 — by Paolillo, Ponce de León, Haas, Behrens, Chehab, Fu, Meyer  
<https://arxiv.org/abs/2111.15240>

- ▶ **Goal:**
  - ▶ Support merge of CNA patch (Oracle)
- ▶ **Verification:**
  - ▶ Linux Kernel Memory Model (LKMM)
  - ▶ Armv8 memory model
  - ▶ Power memory model
- ▶ **Verification time:**
  - ▶ With 4 threads, from 12h to 15h

# Verifying CNA-based Linux qspinlock on LKMM

Technical report @ arXiv Jul'22 — by Paolillo, Ponce de León, Haas, Behrens, Chehab, Fu, Meyer  
<https://arxiv.org/abs/2111.15240>

- ▶ **Goal:**
  - ▶ Support merge of CNA patch (Oracle)
- ▶ **Verification:**
  - ▶ Linux Kernel Memory Model (LKMM)
  - ▶ Armv8 memory model
  - ▶ Power memory model
- ▶ **Verification time:**
  - ▶ With 4 threads, from 12h to 15h
- ▶ **Linux qspinlock and CNA:**
  - ▶ **correct on Armv8**
  - ▶ correct on Power

# Verifying CNA-based Linux qspinlock on LKMM

Technical report @ arXiv Jul'22 — by Paolillo, Ponce de León, Haas, Behrens, Chehab, Fu, Meyer  
<https://arxiv.org/abs/2111.15240>

- ▶ **Goal:**
  - ▶ Support merge of CNA patch (Oracle)
- ▶ **Verification:**
  - ▶ Linux Kernel Memory Model (LKMM)
  - ▶ Armv8 memory model
  - ▶ Power memory model
- ▶ **Verification time:**
  - ▶ With 4 threads, from 12h to 15h
- ▶ **Linux qspinlock and CNA:**
  - ▶ **correct on Armv8**
  - ▶ correct on Power
  - ▶ **incorrect on LKMM!**
- ▶ **Lessons learned**
  - ▶ Was the model checker broken? No!
  - ▶ LKMM mismatches reality!  
(**expert support**)

# Verifying CNA-based Linux qspinlock on LKMM

Technical report @ arXiv Jul'22 — by Paolillo, Ponce de León, Haas, Behrens, Chehab, Fu, Meyer  
<https://arxiv.org/abs/2111.15240>

- ▶ **Goal:**
  - ▶ Support merge of CNA patch (Oracle)
- ▶ **Verification:**
  - ▶ Linux Kernel Memory Model (LKMM)
  - ▶ Armv8 memory model
  - ▶ Power memory model
- ▶ **Verification time:**
  - ▶ With 4 threads, from 12h to 15h
- ▶ **Linux qspinlock and CNA:**
  - ▶ **correct on Armv8**
  - ▶ correct on Power
  - ▶ **incorrect on LKMM!**
- ▶ **Lessons learned**
  - ▶ Was the model checker broken? No!
  - ▶ LKMM mismatches reality!  
(**expert support**)
  - ▶ Having 2 model checkers is helpful!

<https://github.com/hernanponcedeleon/Dat3M>  
<https://github.com/MPI-SWS/genmc>

- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook

**Application**

**Database**  
eg, OpenGauss DB

**Operating System**

eg, OpenHarmony, OpenEuler

**Synchronization Primitives**

eg, spinlock,  
mutex, RCU

**Lockless Data Structures**

eg, list, queue,  
hashtable, etc

----- software memory model -----

**Atomic Interface**

eg, atomic\_{xchg, get\_add}


----- hardware memory model -----

**Multicore CPU**

eg, ARMv8, RISC-V

# Why would locks be too complex to model check?


## Modern lock-design challenges



# Why would locks be too complex to model check?

## Modern lock-design challenges


- ▶ **Deep NUMA hierarchies**  
eg, packages, NUMA nodes, L3 cache partitions



# Why would locks be too complex to model check?

## Modern lock-design challenges


- ▶ **Deep NUMA hierarchies**  
eg, packages, NUMA nodes, L3 cache partitions
- ▶ **Lock heterogeneity**  
Different locks perform better in different contexts, eg, cores with shared cache or not



# Why would locks be too complex to model check?

What are the potential improvements?

LevelDB benchmark, x86 server, 96 hyperthreads




# Why would locks be too complex to model check?

What are the potential improvements?

- ▶ 2-level is good

LevelDB benchmark, x86 server, 96 hyperthreads



up to +20%  
(like CNA)


- Our approach with multi-levels, full hierarchy & heterogeneity
- HMCS(4), multi-levels, full hierarchy
- HMCS(2), NUMA-aware
- MCS, no hierarchy

# Why would locks be too complex to model check?

## What are the potential improvements?

- ▶ 2-level is good
- ▶ Multi-level is great

LevelDB benchmark, x86 server, 96 hyperthreads




- Our approach with multi-levels, full hierarchy & heterogeneity
- ×— HMCS(4), multi-levels, full hierarchy
- +— HMCS(2), NUMA-aware
- ◇— MCS, no hierarchy

# Why would locks be too complex to model check?

## What are the potential improvements?

- ▶ 2-level is good
- ▶ Multi-level is great
- ▶ Multi-level+heterogeneity is awesome!

LevelDB benchmark, x86 server, 96 hyperthreads



# Why would locks be too complex to model check?


## What are the potential improvements?

- ▶ 2-level is good
- ▶ Multi-level is great
- ▶ Multi-level+heterogeneity is awesome!

## But model checkers can't handle that

- ▶ Example multi-level HMCS:

LevelDB benchmark, x86 server, 96 hyperthreads



# Why would locks be too complex to model check?


## What are the potential improvements?

- ▶ 2-level is good
- ▶ Multi-level is great
- ▶ Multi-level+heterogeneity is awesome!

## But model checkers can't handle that

- ▶ Example multi-level HMCS:
  - ▶ 2 levels: 2s
  - ▶ 3 levels: 10s
  - ▶ 4 levels: timeout after 24h

LevelDB benchmark, x86 server, 96 hyperthreads



# Why would locks be too complex to model check?


## What are the potential improvements?

- ▶ 2-level is good
- ▶ Multi-level is great
- ▶ Multi-level+heterogeneity is awesome!

## But model checkers can't handle that

- ▶ Example multi-level HMCS:
  - ▶ 2 levels: 2s
  - ▶ 3 levels: 10s
  - ▶ 4 levels: timeout after 24h
- ▶ **Enter CLoF!**


LevelDB benchmark, x86 server, 96 hyperthreads




## Two NUMA-node example



## Two NUMA-node example



## Two NUMA-node example




## Simplified algorithm

```
CLoF( $l$ ,  $L$ )::acquire =
  acquire  $l$ ;
  if ( $\neg$ already has  $L$ )
    acquire  $L$ ;
```

```
CLoF( $l$ ,  $L$ )::release =
  if (others won't starve)
    release  $l$ ;
  else
    release  $L$ ;
    release  $l$ ;
```

## Two NUMA-node example



## Simplified algorithm

```
CLoF( $l, L$ )::acquire =
  acquire  $l$ ;
  if ( $\neg$ already has  $L$ )
    acquire  $L$ ;
```

```
CLoF( $l, L$ )::release =
  if (others won't starve)
    release  $l$ ;
  else
    release  $L$ ;
    release  $l$ ;
```

# CLoF: Compositional Lock Framework

Published @ SOSP'21 — by Chehab, Paolillo, Behrens, Fu, Chen, Härtig  
<https://dl.acm.org/doi/abs/10.1145/3477132.3483557>

Base Step

Induction Step




# CLoF: Compositional Lock Framework

Published @ SOSP'21 — by Chehab, Paolillo, Behrens, Fu, Chen, Härtig  
<https://dl.acm.org/doi/abs/10.1145/3477132.3483557>

Base Step

Induction Step




As in VSync paper


# CLoF: Compositional Lock Framework

Published @ SOSP'21 — by Chehab, Paolillo, Behrens, Fu, Chen, Härtig  
<https://dl.acm.org/doi/abs/10.1145/3477132.3483557>

## Base Step




## Induction Step




# CLoF: Compositional Lock Framework

Published @ SOSP'21 — by Chehab, Paolillo, Behrens, Fu, Chen, Härtig  
<https://dl.acm.org/doi/abs/10.1145/3477132.3483557>

## Base Step




## Induction Step



# CLoF: Compositional Lock Framework


Published @ SOSP'21 — by Chehab, Paolillo, Behrens, Fu, Chen, Härtig  
<https://dl.acm.org/doi/abs/10.1145/3477132.3483557>

## Base Step




Inductive correctness for  
 CLoF locks of any depth  
 and basic lock

## Induction Step



- ▶ **Concurrency must be smart and hardware tailored**  
Otherwise we miss big opportunities
- ▶ **Modularity is essential for model checking**  
Ideally by design, not in hindsight
- ▶ **Support proof sketches are faster, scale, and often OK**  
Goodbye fully-automated verification 😞

- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ Wrap up and Outlook






# What about concurrent data structures?

---

# What about concurrent data structures?



Ringbuffers are pervasive

# What about concurrent data structures?

Ringbuffers are pervasive



# What about concurrent data structures?

Ringbuffers are pervasive



# What about concurrent data structures?

Ringbuffers are pervasive



PostgreSQL

openGauss



## ▶ Conventional designs:

- ▶ most favor simplicity
- ▶ performance  $\sim$  interference enq/deq



## ▶ Conventional designs:


- ▶ most favor simplicity
- ▶ performance  $\sim$  interference enq/deq



## ▶ Block Approach:

- ▶ Split ringbuffer and metadata in blocks
- ▶ Drastically reduce enq/deq interference
- ▶ 1.5x to 50x higher throughput
- ▶ **Verified with VSync**



## BBQ:





**2x throughput of Meta's FollyQ**

See paper for DPDK, Disruptor, io\_uring, multiple modes, etc.

## The cost of increased performance

### DPDK-like algorithm

```
1 enqueue(data) {
2   again:
3   ph = LOAD(P.head);
4   pn = ph + 1;
5   if (pn > LOAD(C.tail) + SZ)
6     return FULL;
7   if (!CAS(P.head, ph, pn))
8     goto again;
9   entry[pn & SZ] = data;
10  while(LOAD(P.tail) != pn);
11  STORE(P.tail, pn);
12  return OK;
13 }
```

```
14 dequeue() {
15  again:
16  ch = LOAD(C.head);
17  cn = ch + 1;
18  if (cn > LOAD(P.tail))
19    return EMPTY;
20  if (!CAS(C.head, ch, cn))
21    goto again;
22  data = entry[cn & SZ];
23  while(LOAD(C.tail) != cn);
24  STORE(C.tail, cn);
25  return data;
26 }
```

≈ 10 atomics

## The cost of increased performance

### Part of BBQ

#### DPDK-like algorithm

```

1 enqueue(data){
2   again:
3   ph = LOAD(F.head);
4   pn = ph + 1;
5   if (pn > LOAD(C.tail) + SZ)
6     return FULL;
7   if (!CAS(F.head, ph, pn))
8     goto again;
9   entry[pn % SZ] = data;
10  while(LOAD(F.tail) != ph);
11  STORE(F.tail, pn);
12  return OK;
13 }
14 dequeue(){
15  again:
16  ch = LOAD(C.head);
17  cn = ch + 1;
18  if (cn > LOAD(F.tail))
19    return EMPTY;
20  if (!CAS(C.head, ch, cn))
21    goto again;
22  data = entry[cn % SZ];
23  while(LOAD(C.tail) != ch);
24  STORE(C.tail, cn);
25  return data;
26 }

```

≈ 10 atomics

increased complexity

```

1 <Head, Block> BBQCT::get_phead_and_block(){
2   ph = LOAD(phead);
3   return {ph, blocks[ph.idx]};
4 }
5 state BBQCT::allocate_entry(Block blk){
6   if (LOAD(blk.allocated).off >= BLOCK_SIZE)
7     return BLOCK_DONE;
8   old = FSW(blk.allocated, 1).off;
9   if (old >= BLOCK_SIZE)
10    return BLOCK_DONE;
11  return ALLOCATED(EntryDesc{.block=blk, .offset=old});
12 }
13 void BBQCT::commit_entry(EntryDesc e, T data){
14  e.block.entries[e.offset] = data;
15  ADD(e.block.committed, 1);
16 }
17 state BBQCT::advance_phead(Head ph) {
18  nbhk = blocks[(ph.idx + 1) % BLOCK_NUM];
19  cons = LOAD(nbk.consumed);
20  if (cons.van < ph.van ||
21      (cons.van == ph.van && cons.off != BLOCK_SIZE)) {
22    reserved = LOAD(nbk.reserved);
23    if (reserved.off == cons.off) return NO_ENTRY;
24    else return NOT_AVAILABLE;
25  }
26  cntd = LOAD(nbk.committed);
27  if (cntd.van == ph.van && cntd.off != BLOCK_SIZE)
28    return NOT_AVAILABLE;
29  MAX(nbk.committed, Cursor{.van=ph.van + 1});
30  MAX(nbk.allocated, Cursor{.van=ph.van + 1});
31  MAX(phead, ph + 1);
32  return SUCCESS;
33 }
34 class BBQCT {
35  shared<Head> phead, chead;
36  BlockCT*[] blocks;
37 }
38 class BlockCT {
39  shared<Cursor> allocated, committed;
40  shared<Cursor> reserved, consumed;
41  T[] entries;
42 }
43 class EntryDesc {
44  Block block; Offset offset; Version version; }
45
46 <Head, Block> BBQCT::get_thead_and_block() {
47  ch = LOAD(thead);
48  return {ch, blocks[ch.idx]};
49 }
50 state BBQCT::reserve_entry(Block blk) {
51  again:
52  reserved = LOAD(blk.reserved);
53  if (reserved.off < BLOCK_SIZE) {
54    committed = LOAD(blk.committed);
55    if (reserved.off == committed.off)
56      return NO_ENTRY;
57    if (committed.off != BLOCK_SIZE)
58      allocated = LOAD(blk.allocated);
59    if (allocated.off != committed.off)
60      return NOT_AVAILABLE;
61  }
62  if (MAX(blk.reserved, reserved + 1) == reserved)
63    return RESERVED(EntryDesc{.block=blk,
64      .offset=reserved.off, .version=reserved.van});
65  else goto again;
66 }
67
68 return BLOCK_DONE(reserved.van);
69 }
70 T BBQCT::consume_entry(EntryDesc e) {
71  data = e.block.entries[e.offset];
72  ADD(e.block.consumed, 1);
73 }
74 allocated = LOAD(e.block.allocated);
75 if (allocated.van != e.version) return NULL;
76 return data;
77 }
78 bool BBQCT::advance_thead(Head ch, Version vcn) {
79  nbhk = blocks[(ch.idx + 1) % BLOCK_NUM];
80  committed = LOAD(nbk.committed);
81  if (committed.van != ch.van + 1)
82    return false;
83  MAX(nbk.consumed, Cursor{.van=ch.van + 1});
84  MAX(nbk.reserved, Cursor{.van=ch.van + 1});
85  if (committed.van < vcn + (ch.idx == 0))
86    return false;
87  MAX(nbk.reserved, Cursor{.van=committed.van});
88  MAX(thead, ch + 1);
89  return true;
90 }

```

retry-new mode | drop-old mode

≈ 20 atomics


## How to ensure correctness?

- ▶ **Long stress testing**  
by engineers
- ▶ **Identification of corner cases**  
by experts and engineers
- ▶ **Model checking of corner cases**  
by engineers with expert support
- ▶ **Only a few corner cases necessary**  
queue full/empty, FIFO, wrap-around
- ▶ **3 bugs found model checking them**  
Not found while stress testing
- ▶ **Reproducible on real hardware**  
Test cases were built in retrospect

- ▶ Modern Hardware and Concurrent Programs
- ▶ Enabling Performance with Practical Verification
- ▶ Practical Verification in Practice
  - ▶ VSync: dealing with Relaxed Memory Models (RMMs)
  - ▶ CNA on RMM: verifying next-gen Linux spinlock
  - ▶ CLoF: dealing with NUMA hierarchies and heterogeneity
  - ▶ BBQ: building highly-efficient ringbuffers
- ▶ **Wrap up and Outlook**

## Modern hardware features

- ▶ Relaxed Memory Models, eg, Arm, RISC-V
- ▶ Deep NUMA hierarchies




modern hardware

## Modern hardware features

- ▶ Relaxed Memory Models, eg, Arm, RISC-V
- ▶ Deep NUMA hierarchies

## Consequences to concurrency

- ▶ Must be **smarter** to boost performance





## Modern hardware features

- ▶ Relaxed Memory Models, eg, Arm, RISC-V
- ▶ Deep NUMA hierarchies

## Consequences to concurrency

- ▶ Must be **smarter** to boost performance
- ▶ But **complexity gets out of control!**



## Modern hardware features


- ▶ Relaxed Memory Models, eg, Arm, RISC-V
- ▶ Deep NUMA hierarchies

## Consequences to concurrency

- ▶ Must be **smarter** to boost performance
- ▶ But **complexity gets out of control!**

## Practical verification

- ▶ **Formal verification tools**
  - confidence on code correctness



## Modern hardware features


- ▶ Relaxed Memory Models, eg, Arm, RISC-V
- ▶ Deep NUMA hierarchies


## Consequences to concurrency

- ▶ Must be **smarter** to boost performance
- ▶ But **complexity gets out of control!**

## Practical verification


- ▶ **Formal verification tools**
  - confidence on code correctness
- ▶ **A few experts**
  - scalability and coverage of tools






## Deeper and more complex hierarchies

- ▶ Heterogeneous processing power  
eg, Arm big.LITTLE, Intel Alder Lake




## Deeper and more complex hierarchies

- ▶ Heterogeneous processing power  
eg, Arm big.LITTLE, Intel Alder Lake
- ▶ Accelerators on shared memory  
eg, GPUs, NPUs, FPGAs



## Deeper and more complex hierarchies

- ▶ Heterogeneous processing power  
eg, Arm big.LITTLE, Intel Alder Lake
- ▶ Accelerators on shared memory  
eg, GPUs, NPUs, FPGAs
- ▶ Non-volatile memories



## Deeper and more complex hierarchies

- ▶ Heterogeneous processing power  
eg, Arm big.LITTLE, Intel Alder Lake
- ▶ Accelerators on shared memory  
eg, GPUs, NPUs, FPGAs
- ▶ Non-volatile memories

## How to consider everything together?

- ▶ Practical verification FTW!
- ▶ Great potential of HW-SW collaboration!



# THANK YOU

非常感谢你

Copyright © 2022 Huawei Technologies Co., Ltd. All Rights Reserved.

The information in this document may contain predictive statements including, without limitation, statements regarding the future financial and operating results, future product portfolio, new technology, etc. There are a number of factors that could cause actual results and developments to differ materially from those expressed or implied in the predictive statements. Therefore, such information is provided for reference purpose only and constitutes neither an offer nor an acceptance. Huawei may change the information at any time without notice.